

REMARKS/ARGUMENTS

Claims 1-16 and 19 remain in the application. Claims 17 and 18 are cancelled by this response. Allowability of claims 3, 4, 6, 8, 11, 12, 14 and 16 is noted. To simplify examination and minimize the presentation of excess independent claims, claims 3, 4, 6, 8, 11, 12, 14 and 16 will be amended to place the claims in independent form as suggested in the Office Action upon final determination of the allowability of independent claims 1, 9 and 15.

A. Drawings.

The Office action requests that the drawings must show a transaction based bus which defines a cache coherency transaction. It is respectfully believed that this element is illustrated as bus 202 shown in Fig. 2, with a detailed illustration in Fig. 3 of the transactional nature of the operation of bus 202. The text on pages 11 and 12 of the specification explains this particular feature of the present invention. Accordingly, it is believed that the drawings are in compliance with 37 CFR 1.83 and that the rejection should be withdrawn.

B. Rejections under 35 U.S.C. 102.

Claims 1, 2, 9, 10, 17, 18 and 19 were rejected under 35 U.S.C. 102 based upon the Stamm reference. This rejection is respectfully traversed. Claim 1 calls for a system in which a request is defined by one of the plurality of system components and addressed to the processor where the request indicates an explicit request for the processor to perform a cache coherency operation. At least this feature of claim 1 is not shown or suggested in the relied on reference.

Stamm shows a system in which multiple processors are able to access a system bus 11. A CPU can initiate a cache operation on its own cache or that of another CPU by transmitting what is referred to as a cache coherency command over the CPU bus 20 and the system bus. Table B lists these "cache coherency commands". In fact, these commands appear to be read and write commands that implicitly indicate that the CPU should perform a cache operation rather than an explicit command to perform a particular cache coherency operation. As noted in the Stamm reference at column 7, lines 52-54, a cache coherency command will not necessarily cause a CPU to perform any cache operation.

Hence, the commands listed in Table B are not treated as an explicit instruction to perform a cache coherency operation as called for in claim 1.

For at least these reasons claim 1 and claims 2 and 19 that depend from claim 1 are believed to be distinct with respect to the Stamm reference. Additionally, with respect to claim 19 the cited portion of Stamm (col. 4, lines 20-22) do not appear to show or suggest any of the specific limitations of claim 19.

Claim 9 calls for initiating a cache coherency transaction on the system bus using one of the plurality of modules other than the processing unit. The rejection stated in the Office Action does not point to any portion of the Stamm reference that shows a component other than a CPU initiating a cache coherency transaction. For at least this reason claim 9 and claim 10 that depends from claim 9 are believed to be allowable over Stamm.

C. Rejections under 35 U.S.C. 103.

Claims 5, 7, 13 and 15 were rejected under 35 U.S.C. 103 based upon the Stamm reference in view of Farrall. This rejection is respectfully traversed.

Claims 5 and 7 are distinct from Stamm for at least the reasons set out above with respect to claim 1. Claim 13 and 15 are distinct from Stamm for at least the reasons set out above with respect to claim 9. Farrall does not supply the deficiencies of Stamm. Specifically, the Farrall reference does not show or suggest a system in which a request is defined by one of the plurality of system components and addressed to the processor where the request indicates an explicit request for the processor to perform a cache coherency operation.


D. Conclusion.

The references that were cited but not relied upon are no more relevant than the references that were relied upon. In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed to be required by this response. Any fee deficiency or surplus associated with this submittal may be charged to Deposit Account No. 50-1123.

December 21, 2004

Respectfully submitted,

A handwritten signature in black ink, appearing to read "Stuart T. Langley", is written over a horizontal line.

Stuart T. Langley, Reg. No. 33,940
Hogan & Hartson LLP
One Tabor Center
1200 17th Street, Suite 1500
Denver, Colorado 80202
(720) 406-5335 Tel
(303) 899-7333 Fax